JPH0127518B2 - - Google Patents
Info
- Publication number
- JPH0127518B2 JPH0127518B2 JP55147032A JP14703280A JPH0127518B2 JP H0127518 B2 JPH0127518 B2 JP H0127518B2 JP 55147032 A JP55147032 A JP 55147032A JP 14703280 A JP14703280 A JP 14703280A JP H0127518 B2 JPH0127518 B2 JP H0127518B2
- Authority
- JP
- Japan
- Prior art keywords
- decoder
- transistor
- bit line
- memory cell
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
Landscapes
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14703280A JPS5771589A (en) | 1980-10-20 | 1980-10-20 | Memory exclusively used for read-out of semiconductor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14703280A JPS5771589A (en) | 1980-10-20 | 1980-10-20 | Memory exclusively used for read-out of semiconductor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5771589A JPS5771589A (en) | 1982-05-04 |
JPH0127518B2 true JPH0127518B2 (en]) | 1989-05-29 |
Family
ID=15420985
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14703280A Granted JPS5771589A (en) | 1980-10-20 | 1980-10-20 | Memory exclusively used for read-out of semiconductor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5771589A (en]) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5998387A (ja) * | 1982-11-26 | 1984-06-06 | Nec Corp | メモリ回路 |
JP2563803B2 (ja) * | 1986-10-27 | 1996-12-18 | セイコーエプソン株式会社 | 半導体記憶装置 |
JPS63153796A (ja) * | 1986-12-18 | 1988-06-27 | Matsushita Electronics Corp | 読み出し専用型記憶装置 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5620734B2 (en]) * | 1973-07-31 | 1981-05-15 | ||
JPS5380931A (en) * | 1976-12-27 | 1978-07-17 | Hitachi Ltd | Semiconductor lead-only memory |
JPS5523604A (en) * | 1978-06-23 | 1980-02-20 | Toshiba Corp | Logic circuit |
JPS5552593A (en) * | 1978-10-11 | 1980-04-17 | Nec Corp | Memory unit |
JPS5577091A (en) * | 1978-12-01 | 1980-06-10 | Nec Corp | Read-only memory circuit |
JPS5633873A (en) * | 1979-08-29 | 1981-04-04 | Hitachi Ltd | Read only memory device |
-
1980
- 1980-10-20 JP JP14703280A patent/JPS5771589A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5771589A (en) | 1982-05-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4240151A (en) | Semiconductor read only memory | |
US5193074A (en) | Semiconductor memory device having hierarchical row selecting lines | |
USRE36813E (en) | Semiconductor memory device having an improved wiring and decoder arrangement to decrease wiring delay | |
US4977538A (en) | Semiconductor memory device having hierarchical row selecting lines | |
JPH05198775A (ja) | 半導体読み出し専用メモリ | |
US4554646A (en) | Semiconductor memory device | |
JPH05167042A (ja) | 読出専用メモリ | |
JP2004072117A (ja) | Soi基板上のメモリ | |
US4498154A (en) | Monolithically integrated semiconductor memory | |
US6466502B1 (en) | Semiconductor memory device having switching and memory cell transistors with the memory cell having the lower threshold voltage | |
JPH0421956B2 (en]) | ||
JP2643953B2 (ja) | 集積メモリ回路 | |
JPH0217875B2 (en]) | ||
JPH0127518B2 (en]) | ||
USRE33280E (en) | Semiconductor memory device | |
JPS59217290A (ja) | 半導体メモリ | |
JPH0786425A (ja) | ダイナミック型ram | |
JPS58212696A (ja) | 半導体メモリ装置 | |
GB2163616A (en) | A memory device | |
JPH036596B2 (en]) | ||
JPS5949706B2 (ja) | 半導体メモリ装置 | |
KR900000178B1 (ko) | 마스터 슬라이스형 반도체 회로장치 | |
JPS6218992B2 (en]) | ||
US6198648B1 (en) | Semiconductor memory device with hierarchical bit line architecture | |
JP2640000B2 (ja) | アドレスデコーダ |